



GPGPU introduction and network applications

PacketShaders, SSLShader

- **GPGPU Introduction**
 - Computer graphics background
 - GPGPUs – past, present and future
- **PacketShader – A GPU-Accelerated Software Router**
- **SSLShader – A GPU-Accelerated SSL encryption/decryption proxy**


GPGPU Intro

GPU = Graphics Processing Unit

- The heart of graphics cards
- Mainly used for real-time 3D game rendering
 - Massively-parallel processing capacity




(Ubisoft's AVARTAR, from <http://ubi.com>)



- A simplified graphics pipeline


- Note that pipe widths vary
- Many caches, FIFOs, and so on not shown

- Vertex Processor (multiple operate in parallel)
 - Transform from “world space” to “image space”
 - Compute per-vertex lighting




■ Rasterizer


- Convert geometric rep. (vertex) to image rep. (fragment)
 - Fragment = image fragment
 - Pixel + associated data: color, depth, stencil, etc.
- Interpolate per-vertex quantities across pixels



- **Fragment Processors (multiple in parallel)**
 - Compute a color for each pixel
 - Optionally read colors from textures (images)



GPU Fundamentals: The *Modern* Graphics Pipeline




- Programmable vertex processor!

- Programmable pixel processor!

nVidia G80 GPU Architecture Overview

- 16 Multiprocessors Blocks
- Each MP Block Has:
 - 8 Streaming Processors (IEEE 754 spfp compliant)
 - 16K Shared Memory
 - 64K Constant Cache
 - 8K Texture Cache
- Each processor can access all of the memory at 86Gb/s, but with different latencies:
- Shared – 2 cycle latency
- Device – 300 cycle latency




FIFO buffering (first-in, first-out) is provided between task stages


- Accommodates variation in execution time
- Provides elasticity to allow unified load balancing to work

FIFOs can also be unified


- Share a single large memory with multiple head-tail pairs
- Allocate as required




- GPU can effectively **hide** memory latency



Implementation vs. architecture model




NVIDIA GeForce 8800




OpenGL Pipeline

Correspondence (by color)



NVIDIA GeForce 8800


Fixed-function assembly processors



OpenGL Pipeline

The nVidia G80 GPU

- 128 streaming floating point processors @1.5Ghz
- 1.5 Gb Shared RAM with 86Gb/s bandwidth
- 500 Gflop on one chip (single precision)




Why are GPU's so fast?




- Entertainment Industry has driven the economy of these chips?
 - Males age 15-35 buy \$10B in video games / year
- Moore's Law ++
- Simplified design (stream processing)
 - Huge parallelism – maps well to hardware
 - Latency hiding using the parallelism
- Single-chip designs.

“Silicon Budget” in CPU and GPU




Xeon X5550:
4 cores
731M transistors




GTX480:
480 cores
3,200M transistors

Floorplans comparison



CPU - Core i7



GPU – nVidia Kepler

■ Very Efficient For

- Fast Parallel Floating Point Processing
- Single Instruction Multiple Data Operations
- High Computation per Memory Access

■ Not As Efficient For

- Double Precision – situation is improving
- Logical Operations on Integer Data
- Branching-Intensive Operations
- Random Access, Memory-Intensive Operations

- **Programmable stream processor**
 - Huge number of ALUs
 - Huge memory bandwidth
- **Programming was painful**
 - OpenGL-SL – **Shader Language**
 - Requires deep understanding of computers graphics
 - Huge applications speedup when done correctly
- **CUDA/OpenCL**
 - C-like code
 - Massively multi-threaded
 - Simple to port existing code (but not to get good performance)

Example code: vector addition ($C = A + B$)

CPU code

```
void VecAdd(  
int *A, int *B, int *C, int N)  
{  
    //iterate over N elements  
    for(int i = 0; i < N; i++)  
        C[i] = A[i] + B[i]  
}  
  
VecAdd(A, B, C, N);
```

GPU code

```
__global__ void VecAdd(  
int *A, int *B, int *C)  
{  
    int i = threadIdx.x;  
    C[i] = A[i] + B[i]  
}  
  
//Launch N threads  
VecAdd<<<1, N>>>(A, B, C);
```

- Almost all C code will compile to be CUDA code
 - But will run slower
 - Single threaded operation - ~50x slower than CPU code
- Must expose parallelism
- Careful with memory accesses
 - Thread scheduling helps hide memory access latency
 - But even this runs out
- Moving target
 - Performance optimizations are strongly HW and SW platform dependent
- Can make huge difference
 - 100x and even more

PacketShader

A GPU-Accelerated Software Router

- **Work by Sangjin Han, Keon Jang, KyoungSoo Park and Sue Moon**
 - Advanced Networking Lab, CS, KAIST
 - Networked and Distributed Computing Systems Lab, EE, KAIST
- **40 Gbps packet forwarding in a single box**
 - IPv4, 64B packets
 - Bigger packet sizes – bounded by PCI-e bandwidth
- **20 Gbps IPsec tunneling**
 - For 1024B packets
 - 10 Gbps for 64B packets

- Despite its name, **not limited to IP routing**
 - You can implement whatever you want on it.
- Driven by software
 - Flexible
 - Friendly development environments
- Based on commodity hardware
 - Cheap
 - Fast evolution

Now 10 Gigabit NIC is a commodity

- From \$200 – \$300 per port
 - Great opportunity for software routers

amazon.com



Mellanox ConnectX-3 Gigabit Ethernet Card

~~\$638.00~~ **\$373.98**

In Stock


■ Low performance

- Due to CPU bottleneck

Year	Ref.	H/W	IPv4 Throughput
2008	Egi et al.	Two quad-core CPUs	3.5 Gbps
2008	“Enhanced SR” Bolla et al.	Two quad-core CPUs	4.2 Gbps
2009	“RouteBricks” Dobrescu et al.	Two quad-core CPUs (2.8 GHz)	8.7 Gbps

- **Not capable of supporting even a single 10G port**


Cycles needed




Your budget



(in x86, cycle numbers are from RouteBricks [Dobrescu09] and PacketShader)



- 1,200 reduced to 200 cycles per packet
- Main ideas
 - Huge packet buffer
 - Batch processing
- Allocating SKBs – 50% of CPU time



- GPU Offloading for
 - Memory-intensive or
 - Compute-intensive operations
- Main topic of this talk



GPU FOR PACKET PROCESSING


1. Raw computation power
 2. Memory access latency
 3. Memory bandwidth
- Comparison between
 - Intel X5550 CPU
 - NVIDIA GTX480 GPU

- Compute-intensive operations in software routers
 - Hashing, encryption, pattern matching, network coding, compression, etc.
 - GPU can help!

Instructions/sec




CPU: 43×10^9
= 2.66 (GHz) ×
4 (# of cores) ×
4 (4-way superscalar)



GPU: 672×10^9
= 1.4 (GHz) ×
480 (# of cores)


- Software router → lots of cache misses
 - GPU can effectively **hide** memory latency





CPU's memory bandwidth (theoretical): 32 GB/s

(3/3) Memory Bandwidth



CPU's memory bandwidth (empirical) < 25 GB/s




Your budget for packet processing can be less 10 GB/s




~~Your budget for packet processing can be less 10 GB/s~~
GPU's memory bandwidth: 174GB/s

HOW TO USE GPU



**Offload core operations to GPU
(e.g., forwarding table lookup)**


- For GPU, more parallelism, more throughput



GTX480: 480 cores

- The key insight


- Stateless packet processing = parallelizable




- Fast link = enough # of packets in a small time window
- 10 GbE link
 - up to 1,000 packets only in 67 μ s
- Much less time with 40 or 100 GbE

PACKETSHADER DESIGN

- Three stages in a streamline




■ IPv4 forwarding example




■ IPv4 forwarding example

2. Forwarding table lookup



- IPv4 forwarding example





Packet RX

Device driver


Pre-shader

Shader


Post-shader

Packet TX


Device driver



Scaling with a Multi-Core CPU




Scaling with Multiple Multi-Core CPUs



EVALUATION

CPU:



Quad-core, 2.66 GHz

Total 8 CPU cores

NIC:



Dual-port 10 GbE


Total 80 Gbps

GPU:



480 cores, 1.4 GHz

Total 960 cores




Packet generator
(Up to 80 Gbps)

8 × 10 GbE links

PacketShader

Results (w/ 64B packets)



GPU speedup


1.4x

4.8x


2.1x

3.5x

- Longest prefix matching on 128-bit IPv6 addresses
- Algorithm: binary search on hash tables [Waldvogel97]
 - 7 hashings + 7 memory accesses




Example 1: IPv6 forwarding



(Routing table was randomly generated with 200K entries)

- ESP (Encapsulating Security Payload) Tunnel mode
 - with AES-CTR (encryption) and SHA1 (authentication)

Original IP packet



↓ **1. AES**




↓ **2. SHA1**

IPsec Packet



Example 2: IPsec tunneling

■ 3.5x speedup



Year	Ref.	H/W	IPv4 Throughput	
2008	Egi <i>et al.</i>	Two quad-core CPUs	3.5 Gbps	Kernel
2008	“Enhanced SR” Bolla <i>et al.</i>	Two quad-core CPUs	4.2 Gbps	
2009	“RouteBricks” Dobrescu <i>et al.</i>	Two quad-core CPUs (2.8 GHz)	8.7 Gbps	
2010	PacketShader (CPU-only)	Two quad-core CPUs (2.66 GHz)	28.2 Gbps	User
2010	PacketShader (CPU+GPU)	Two quad-core CPUs + two GPUs	39.2 Gbps	

■ GPU

- a great opportunity for fast packet processing

■ PacketShader

- Optimized packet I/O + GPU acceleration
- scalable with
 - # of multi-core CPUs, GPUs, and high-speed NICs

■ Current Prototype

- Supports IPv4, IPv6, OpenFlow, and IPsec
- 40 Gbps performance on a single PC

- **Control plane integration**
 - Dynamic routing protocols with Quagga or Xorp
- **Multi-functional, modular programming environment**
 - Integration with Click? [Kohler99]
- **Opportunistic offloading**
 - CPU at low load
 - GPU at high load
- **Stateful packet processing**

SSLShader

A GPU-Accelerated Software Router



Thank You